

BMA6002 / BMI6002

Battery management communication gateway

Rev. 1.0 — 23 December 2024

Product brief

1 Product profile

1.1 General description

The BMx6002 is a general-purpose battery management wired communication gateway and transport protocol link (TPL) transceiver. The TPL is the proprietary bidirectional isolated daisy chain protocol of NXP via a single twisted-pair cable. The BMx6002 forwards requests from a standard microcontroller communication interface (MCU interface) to the TPL ports. Messages from the TPL ports are routed back to the MCU interface. Supported MCU communication types are serial peripheral interface (SPI) or controller area network flexible data rate (CAN FD).

The BMx6002S communicates directly to the MCU by using SPI. The BMx6002C powers an external CAN transceiver to be a part of a CAN bus. The standard communication protocols ensure compatibility with most microcontrollers available in the market.

The BMx6002 provides two TPL daisy chain ports to communicate with other BMS devices in the daisy chain. Each daisy chain port supports capacitive and inductive isolated communication.

The two daisy chain ports use the same protocol and ensure interoperability with NXP battery management devices such as MC33774AT, BMA7118, and MC33775A or battery monitoring devices such as MC33777.

The BMx6002 supports the ASIL D compliant communication protocol and is AEC-Q100 grade 1 qualified (only BMA6002).

1.2 Features and benefits

- MCU host interface supporting SPI or CAN (FD)
 - SPI (BMx6002S)
 - Single or dual SPI mode
 - Up to 10 Mbit/s data rate
 - CAN (FD) (BMx6002C)
 - CAN with up to 1 Mbit/s data rate
 - CAN FD with up to 1 Mbit/s arbitration and up to 5 Mbit/s data rate
 - Selectable I/O voltage of 5 V or 3.3 V
- Serial interfaces to control external devices, for example, EEPROMs and security ICs
 - SPI controller interface with up to 6 configurable chip select outputs
 - I²C-bus controller interface
- Message buffering
 - Configurable response and request buffers
 - Status/handshake signals for data flow control
- Communication management unit
 - Error detection and reporting
- Multi-port TPL interface
 - Two independent TPL daisy chain ports with integrated transceiver
 - Automatic message routing based on address of TPL message



- Protocol supporting up to six TPL daisy chains and 62 nodes per chain
- Each daisy chain features
 - 2 Mbit/s data rate (typ.)
 - Two-wire daisy chain supporting capacitive or inductive isolation
 - Loopback support
 - Support for broadcast messages towards multiple chains
- Compatible with TPL3 based products (for example MC33774A, MC33777, BMA7118, or MC33775A)
- Power supply
 - Supply via external 5 V regulator or integrated 5 V regulator
 - Integrated 5 V regulator with operating range 5.5 V to 18 V
 - Power mode management of the external CAN (FD) transceiver
- Operation modes
 - Active mode
 - Sleep mode (25 μ A typ.)
- Wake-up of the device by
 - TPL daisy chain (reverse wake-up)
 - MCU communication
 - Wake-up input (e.g., external sensor information)
- Internal oscillator and external clock reference (external crystal or external clock signal) supported
- General-purpose inputs/outputs (GPIOs) with assignable status and events
- Unique device ID
- AEC-Q100 grade 1 qualified: -40°C to $+125^{\circ}\text{C}$ ambient temperature range only (BMA6002)
- Supports NXP's ASIL D compliant protocol due to end-to-end communication protection

2 Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
BMA6002S	LQFP48	plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body	SOT1571-1
BMI6002S	LQFP48	plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body	SOT1571-1
BMA6002C	LQFP48	plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body	SOT1571-1
BMI6002C	LQFP48	plastic, low profile quad flat leaded package; 48 terminals; 0.50 mm pitch; 7 × 7 × 1.4 mm body	SOT1571-1

3 Block diagram

Figure 1 and Figure 2 show the general architecture of the BMx6002 versions.




Figure 1. Block diagram of BMx6002S




Figure 2. Block diagram for BMx6002C

4 Limiting values

Table 2. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{I(VBAT)}	input voltage on pin VBAT		−0.3	—	+40	V
V _{REG_EN}	voltage on pin REG_EN		−0.3	—	min (V _{I(VBAT)} + 0.5, +40)	V
V _{O(VREG)}	output voltage on pin VREG		−0.3	—	+5.8	V
V _{I(VDDD)}	input voltage on pin VDDD		−0.3	—	+5.8	V
V _{I(VDDC)}	input voltage on pin VDDC		−0.3	—	+5.8	V
V _{I(VDDIO)}	input voltage on pin VDDIO		−0.3	—	+5.8	V
V _{I(dig)}	digital input voltage	GPIO0 to GPIO7, ID1 to ID3, CFG0, CFG1, SDAT_REQ_ RXD, SDAT_RSP_TXD, CSN_RSP, CSN_REQ, SCLK_ REQ, SCLK_RSP, STB_ N_OUT, STB_OUT, TPL_ AUTOWAKE	−0.3	—	min (V _{VDDIO} + 0.5, 5.8)	V
V _{I(dig)}	digital input voltage	ID0_STB_OD for CAN FD	−0.3	—	min (V _{VDDIO} + 0.5, 5.8)	V
V _{I(dig)}	digital input voltage	ID0_STB_OD for SPI or UART	−0.3	—	+5.8	V
V _{I(WAKE_IN)}	input voltage on pin WAKE_IN	maximum limits	−0.3	—	min (V _{I(VBAT)} + 0.5, +40)	V
V _{I(OSCP)}	input voltage on pin OSCP		−0.3	—	+5.8	V
V _{I(OSCN)}	input voltage on pin OSCN		−0.3	—	+2.75	V
V _{bus(TPL)}	voltage on TPL communication bus pins	RXTX0N, RXTX0P, RXTX1N, RXTX1P; Relative to VSSC	−10	—	+10	V
V _{I(RESET)}	input voltage on pin RESET	maximum limits	−0.3	—	+5.8	V
V _{FUSEPROG}	RESET pin input voltage	Test mode	−0.3	—	16	V
ESD maximum ratings						
V _{ESD1}	electrostatic discharge voltage	at any pin; human body model (HBM): according to AEC-Q100-002 (100 pF, 1.5 kΩ)	−2	—	+2	kV

Table 2. Limiting values...continued
In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{ESD2}	electrostatic discharge voltage	at VSSIO, ID0_STB_OD, ID1, ID2, ID3, VSSC, RXTX1P, RXTX1N, GNDSUB, RXTX0P, RXTX0N, WAKE_IN, REG_EN, VBAT, VSSD, CFG1, CFG0; human body model (HBM): according to AEC-Q100-002 (100 pF, 1.5 kΩ)	−4	—	+4	kV
V _{ESD3}	electrostatic discharge voltage	at all pins; charged device model (CDM): according to AEC-Q100-011 (field induced charge; 4 pF)	−500	—	+500	V
V _{ESD4}	electrostatic discharge voltage	at corner pins; CDM: according to AEC-Q100-011 (field induced charge; 4 pF)	−750	—	+750	V
Thermal maximum ratings						
T _j	junction temperature		−40	—	+165	°C
T _{stg}	storage temperature		−55	—	+150	°C
T _{reflow(peak)}	peak reflow temperature	pin soldering temperature limit is maximum 10 s duration; not designed for immersion soldering; exceeding these limits may cause a malfunction or permanent damage to the device	—	—	260	°C

5 Revision history

Table 3. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BMA6002_BMI6002_PB	23 December 2024	Preliminary product brief	-	-

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

NXP — wordmark and logo are trademarks of NXP B.V.

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

Tables

Tab. 1.	Ordering information	3	Tab. 3.	Revision history	8
Tab. 2.	Limiting values	6			

Figures

Fig. 1.	Block diagram of BMx6002S	4	Fig. 2.	Block diagram for BMx6002C	5
---------	---------------------------------	---	---------	----------------------------------	---

Contents

1 Product profile 1

1.1 General description 1

1.2 Features and benefits 1

2 Ordering information 3

3 Block diagram 4

4 Limiting values 6

5 Revision history 8

Legal information 9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.