

Freescale Semiconductor

# **ANE415**

# MC68HC11 Implementation of IEEE-488 Interface for DSP56000 Monitor

Prepared by: Richard Soja and Mark Maiolani, Motorola Semiconductors Ltd, East Kilbride, Scotland

This application note describes the implementation of an IEEE-488 (GPIB) interface to the Motorola DSP56000 Digital Signal Processor using an MC68HC11 single chip MCU. The original purpose of this interface was to permit the development of DSP56000 software and hardware on a Hewlett Packard HP9836 engineering workstation, which is furnished as standard with Hewlett Packard's implementation of the IEEE-488 interface, called the HPIB.

In addition, the software was designed to permit GPIB access to the MCU's Serial Communications Interface (SCI).

The hardware for the DSP to GPIB interface is composed of the MCU/Port replacement block, the DSP decoding logic and the GPIB handshake logic and I/O buffering. The block diagram of a typical system implementation is shown in figure 1.

To minimise the component count of the MC68HC11 circuit and, as the entire software occupies less than 2K bytes of memory, an MC68HC811A2 is used in the implementation. The result of this is to minimise external decoding and to remove the need for any external memory. (The MC68HC811A2 has 2K bytes of on-chip EEPROM plus 256 bytes of on-chip RAM for program execution and storage).

Figures 2 and 3 show the entire hardware circuit. The MC34064 LVI circuit shown in figure 2 ensures that the MCU is reset when the power supply voltage is below 4.5




Fig. 1 Block Diagram of Typical System Interface

To simplify the hardware and software needed to access the DSP56000 host interface registers, the MC68HC811A2 is run in expanded mode, with code executed from internal EEPROM. The external bus is used to communicate with the DSP host port, which is configured by the DSP decoding logic to appear as a group of MC68HC11 external memory locations.

I/O ports B and C, which become the address and data bus of the MCU in expanded mode, are replicated by an MC68HC24 I/O port replacement device. These ports plus STRA and STRB are used to implement the GPIB interface. In particular, it is the powerful handshake features of PORTC, in conjuction with STRA and STRB which are extensively utilised in the implementation of the GPIB protocol.

## Relocating and programming the MC68HC811A2's internal memory.

Since the MC68HC811A2's internal EEPROM can be remapped on any 4K byte boundary by modifying its CONFIG register, it is important to verify that the CONFIG register is set to \$FF, to ensure correct mapping of the software. Details of how to do this can be found in the MC68HC811A2 data sheet and M68HC11EVM user manual. The software described in this application note does not include routines to reprogram the CONFIG register.

The EVM user manual also describes how to download software to the MC68HC811A2's internal EEPROM.

## **GPIB** Implementation.

An important point to note about this particular design is that, apart from the fully implemented handshake and 8 bit data bus, only two of the five GPIB control lines have been utilised. These are ATN and IFC. The remaining lines REN,EOI and SRQ are not needed and are therefore not implemented.

To simplify operation, the software was designed as a finite state machine, with the ATN and IFC lines providing interrupt sources to the MCU via two of its input capture pins - IC2 and IC3 on PORTA.

IFC was primarily included to assist in the debug of the development software. Assertion of this line causes the MCU to vector to the program segment <ABORT>, which forces the MCU's GPIB interface to the idle state, i.e. all bus lines are released and the program re-initialises into a known state. Note the unusual method of clearing the IC2 flag, which avoids the use of an accumulator. (line 263 of the program listing)








Fig. 2 MCU/PRU Block and DSP Address Decoding.




Fig. 3 GPIB Handshake Logic and I/O Buffer.






Fig 4 - Switch Representation

5 3 2 ٥ 1 **CMDSTAT Flags** X X X NSADS SPMS NTADS LADS (68HC11 address \$00) **MCU States** SLACS SPAS TACS STACS

ALL UNCONNECTED INPUTS PULLED HIGH

Note:

Flag names correspond to states shown in Figures 8 and 9

SLACS and STACS correspond to Secondary LACS and Secondary TACS.

The N preceding SADS and TADS indicates that the state is active when the bit is logic 0.

Fig 5 - CMDSTAT Flags and MCU States

## **GPIB Command processing**

The logic level of the ATN control line dictates whether a command or data byte is available on the data bus during assertion of DAV. Changing the state of ATN always forces an interrupt to the MCU. This is serviced by routine <ATNSRV>, which polls ATN (PORTA,0) to determine whether commands or data bytes are to be processed.

While ATN is asserted, all bytes received are treated as commands, and processed by the program segment <CMDMODE>.

Once ATN is deasserted, the service routine <ATNSRV> is re-entered, and program flow is passed to the segment




Fig 6 - MC68HC11 Acceptor Handshake Sequence

determined by the status of flags in variable CMDSTAT. Program vectoring is accomplished by first removing all registers stacked by the interrupt, then pushing the entry point of the required program segment back on the stack and then executing an RTS instruction.

Figure 5 shows the relationship between flags and program segments which would be entered on deassertion of ATN.

## **GPIB** handshake

The most critical software and hardware feature of the MCU's GPIB interface is the I/O switching and re-routing of the handshake lines.

In an attempt to optimise the hardware and software configuration of the GPIB interface, PORTC is used as the I/O data port, while STRA and STRB provide the appropriate handshake signals. However, as the GPIB is a 3 wire handshake, it is necessary to multiplex the GPIB's RFD and DAC handshake lines on to either STRA (during source state), or on to STRB (during acceptor state).

The source state is used when the MCU is an active talker (i.e. outputting data), while the acceptor state is used when the MCU is an active listener or receiving commands (i.e. inputting data).

The remaining handshake line, DAV is also multiplexed between STRB (in source state) and STRA (in acceptor state). Figure 4 illustrates the basic operation of the handshake multiplexer, while figure 3 shows the hardware implementation, which was designed to guarantee that no transient states occur during multiplexing of the lines on the GPIB side.






Fig 7 - MC68HC11 Source Handshake Sequence

Table 1 - State Mnemonics used in Application Note




Fig 8 - Primary and Secondary Talker, Serial Poll State Diagram




Fig 9 - Primary & Secondary Listener State Diagram



. igures 6 and 7 illustrate the relative timings of the handshake and control lines during source and acceptor states.

Handshake states are controlled by PORTB,0 which also controls the direction of the 74LS245 I/O data buffer. PORTB,1 is used simply to disable the 74LS245 I/O data buffer when the interface is initialised.

PORTB,3 is used to control which of RFD or DAC is connected to STRB in acceptor state, or STRA in source state.

Note that if the active listener state is entered from command state, there is no change in the handshake state. Acceptor to source handshake switch only occurs when changing from command state to talker state.

Listener and talker state diagrams are shown in figures 8 and 9.

Table 1 lists the meanings of the state mnemonics used in this application.

### Acceptor to source handshake state switch

When switching from command state to primary or secondary TACS, the routine INITOP is first executed, on the deassertion of ATN. The secondary TACS state is referred to as STACS within this application note, though the mnemonic is not in the IEEE-488 specification.

The additional control line, provided by PORTB, 4 is used to deassert STRB by clamping STRA low, prior to switching the handshake line from acceptor to source state. This prevents DAV from being asserted when the handshake switch occurs. An unwanted side effect of this action is that the STAF flag in PIOC register is set by STRA changing state. To ensure that this flag is cleared before entering TACS or STACS, and to prevent STRB from being asserted (which would produce an erroneous assertion of RFD), the non-handshake mode for PORTC is enabled. The STAF clearing operation of reading the PIOC register followed by a dummy read from PORTCL is then safely executed. (Lines 402-405 of the program listing).

For the duration of the above operations, the handshake lines are in the acceptor state. (i.e. RFD and DAC are outputs, DAV is an input). Once completed, and full handshake mode has been restored to PORTC (line 406), the handshake lines are switched to source state and the data buffer is enabled (line 407). The condition of the handshake lines is then: STRB connected to DAV; STRA connected to RFD. DAC is not needed at this stage, as it is the assertion of RFD which signals readiness of the active listener(s) to receive data from the MCU.

The STRA clamp is then released (line 410) and the data handshake sequence commences once the <SENDBYTE> routine is executed in TACS, STACS or SPAS.

A point to note within <SENDBYTE> is that interrupts are enabled to permit IFC or ATN to force the program to revert respectively to the idle state or acceptor state.

To initiate a valid data transfer, <SENDBYTE> will wait for assertion of RFD, which will set STAF in PIOC register (See Figure 7). Then, by writing to PORTCL, the data in ACCA is output on the data bus, with DAV asserted. The action of writing data to PORTCL (line 333) causes STAF to be cleared.

DAC (input) is then switched to STRA. Once it is asserted, STAF is again set and DAV is deasserted. STRA is then pulled low via PORTB,4 to ensure that subsequent assertion of RFD by the listener is not lost.

As previously described, STAF is then cleared without asserting STRB by selecting the non-handshake mode for PORTC. Before exitting the routine, full handshake mode is again selected and STRA is reconnected to RFD, and the PORTB,4 clamp is removed.

An important consequence of the above sequence of events is that, despite the apparent slowness of the software, the handshake protocol is always maintained correctly. For example, if RFD had been asserted prior to completion of the SENDBYTE routine, the assertion would be detected at the point that PORTB,4 clamp on STRA was removed. On later re-entry to <SENDBYTE>, a set STAF bit would be immediately detected, and normal execution would proceed as already described.

In this application <SENDBYTE> is only executed in TACS, STACS or SPAS.

### Source to acceptor handshake state switch

This form of handshake switch will occur when TACS,STACS or SPAS is exitted on the assertion of ATN, which in turn would occur when a change of MCU operating state is requested by the active controller (e.g. HP9836 work station). Before receiving and processing the command bytes necessary to incur the change in operating state, the MCU first switches the handshake lines from source to acceptor states and enables the I/O data buffer for input. This is performed by the routine INITIP, which also deasserts RFD by routing DAC to STRB. The hardware is designed to ensure that whichever of RFD or DAC is routed to STRB, the other line is held in the deasserted (low) state.

With RFD deasserted and the spuriously set STAF bit cleared by selecting non-handshake mode on PORTC, STRB is connected to RFD. The active states of STRA and STRB are then inverted, since the asserted states of RFD and DAC are the inverse of DAV.

The above sequence of events prepares the MCU's interface to accept data from the active controller, using the routine <READBYTE>, where RFD is first asserted by performing a dummy read of PORTCL (See figure 6). The MCU now waits for DAV to be asserted by testing for a set STAF bit. When this occurs, RFD (STRB) is also deasserted by virtue of PORTCL handshake mode. The STRB line is now switched to DAC and STRA active edge sense is changed from negative to positive to permit detection of DAV deassertion. Following this action, STAF is cleared by a dummy read of PORTCL, which also causes DAC (STRB) to be re-asserted. This ultimately results in DAV being deasserted by the active talker, a condition which is detected by again testing STAF. In this case, it is the deassertion of DAV which causes deassertion of DAC (STRB) and the STAF bit to be set.

STRB is then cleanly reconnected to RFD (line 325), STRA active edge is restored to negative sense, and the routine is exited with STAF still set. It is cleared by the next dummy load of PORTCL on re-entry to <READBYTE>.

### **GPIB-DSP Hardware Interface**

The DSP decoding logic performs the function of decoding the high address byte of the MC68HC11's external bus to enable up to four DSP host interfaces, by setting the corresponding Host Enable (HEN) lines low. By using only the high address byte, the need for demultiplexing the low byte, AD0-AD7, is avoided, thus

lifying the decoding hardware. Freescale Semiconductor, Inc. interface is configured as a group of 8 x 8

The hardware, shown in figure 2, consists of a 74LS138 three to eight line decoder, an 74LS05 inverter and an 74HC08 guad nand gate package.

Address lines A11 - A15 are qualified with inverted E clock to provide the DSP enable signals HEN0 - HEN 3.

Output O4 from the 74LS 138 provides a Multi DSP enable feature. When it is asserted, HEN0 - HEN3 are simultaneously asserted, thus providing synchronous access to all four DSPs. The outputs O0 - O3 are used to access each DSP independently.

Table 2 lists the valid addresses for all permutations of DSP enable.

The direction of data transfer between the interface and the DSP is controlled by the MC68HC11 R/W line, which directly drives the DSP host read/write (HR/W) line.

bit registers. The MCU high address bits, A8-A10 are used to address these registers via the DSP's HA0-HA2 lines. Table 3 summarises the functions of these registers.

The data to be transferred is available on the MC68HC11 multiplexed address/data lines AD0-AD7. No demultiplexing is neccessary as the MCU's E clock is used by the DSP as a data valid signal.

### **GPIB-DSP Software Interface**

The DSP software interface has been designed to support the development of up to four independent DSP56000s. In order to optimise data throughput, and to simplify the host computer's (e.g. HP9836) software drivers, the GPIB secondary addressing mode is used to select the required DSP.

MCU High Address byte	DSP Enable
01000XXX	HEN0
01001XXX	HEN1
01010XXX	HEN2
01011XXX	HEN3
01100XXX	HEN0-3
Bit 7 6 5 4 3 2 1 0	

Bits0-2 specify the address of the required DSP host register.

**Table 2 - DSP Enable Addresses** 

HA2	HA1	H0 -	Register Function	Mnemonic	Access
0	0	0	Interrupt Control Reg.	ICR	RW
0	0	1	Command Vector Reg.	CVR	RW
0	1	0	Interrupt Status Reg.	ISR	R only
0	1	1	Interrupt Vector Reg.	IVR	RW
1	0	0	Not used		
1	0	1) (	Receive data byte Regs. (during Host reads)	RXH/TXH	R/W
1	1	• > <	or Transmit data byte Regs.	RXM/TXM	R/W
1	1	1)	(during Host writes)	RXL/TXL	RW

**Table 3 - Summary of DSP Host Registers** 






Fig 10

The interface's GPIB primary address is not used in conjunction with the DSP interface, but instead is used to communicate with the MC68HC11's SCI port.

When writing to the DSP, the interface is in secondary interior active state (SLACS), while data reads cause the secondary talker active state (STACS) to be entered.

When indisting either data reads or writes, bits 3 and 4 of the 5 bit secondary address field are used to specify which DSP is selected. Bits 0-2 are only used during data meds, to select which DSP register is addressed. Figure 10(a) shows the relationship between secondary addresses and DSP register selects.

An essembly listing of the MC68HC811A2 software is given at the end of this application note.

## Writing to DSP host registers

When writing data to the DSP, the first data byte received from the host computer is the Mode Byte. It is used to determine the method of accessing the DSP's repeters. The mode byte is also used to select the Multi-DSP mode, where all DSPs are enabled simultaneously. See figure 10(c)

"he two ende modes are: Normal - executed in program segment - SLNORMs

# Auto - executed in program

in fearmet mode, each DSP register is selected explicitly an address byte which precedes the data for that register in this way any number of registers can be assessed randomly. Note that, as the DSP's TXDE flag is not trained before errang data in this mode, its primary use is assessed the DSP's control registers. Using Normal mode is earlied to the DSP's data registers may result in an

overrun condition.

The general format for GPIB data in Normal Write mode is:

# Mode byte,regx addr, regx data,regy addr,regy data, etc....

The following example statement executed from the host computer, loads DSP 1, command vector register, with a value of hexadecimal 93.

# OUTPUT 70008;CHR\$( 0);CHR\$(1);CHR\$(147);

The Auto Write mode is used to write data sequentially to register addresses 5,6 and 7 of the selected DSP. Each consecutive 3 byte block received from the GPIB is repeatedly written to these 3 registers in turn until no more data is available. This mode is primarily used to provide a simple high speed download of program code from the host computer to the DSP. In this case the TXDE flag is tested before each data transfer to ensure no data overrun occurs.

To simplify the MC68HC11's software, the Multi mode feature is not permitted in Auto Write mode.

The general format for GPIB data in Auto mode is:

Mode byte.reg5 data.reg6 data.reg7 data.reg6 data.reg6 data. etc....

The following host computer statement downloads hexadecimal AASSAASS to DSP number 2:

OUTPUT 70016;CHR\$(1);CHR\$(170);CHR\$(85);CHR\$(170);CHR\$(85);

The Auto Write feature is particularly powerful when used with host computers which support array operators in output statements:

e.g. OUTPUT 70008 USING "B,C\*,CHR\$(1);Program1\$") will download the entire contents of the data (e.g. user program) stored in string array <Program1\$>, to DSP number 1.






Fig 11 - <SLACS> Program Segment Flowchart

## Reading from DSP host registers

GPIB secondary address bits 3 and 4 select the required DSP, while bits 0-2 select which register is to be read first.

Following reception of the secondary address and on entering STACS, each byte transferred from the selected DSP to the GPIB is read from consecutive DSP register addresses. After register 7 is read, subsequent reads continue repeatedly through registers 5,6 and 7, until the host computer's input is satisfied. This is to simplify and speed up the process of reading blocks of words from the DSP's data registers. The RXDF bit in the DSP status register is tested before reads of registers 5,6 and 7 to ensure the validity of data. Single byte reads can be used to test the other registers on the DSP interface. In this case, RXDF is not tested.

As the GPIB-DSP interface has been designed without an EOI control line or any explicit end of transfer character sequence, it is important that the host computer data read statement is formatted in some way to ensure proper termination of data transfer.

On the HP9836, this is achieved by incorporating the <USING> function within the ENTER statement. In addition, the variable into which data is read must be dimensioned appropriately.

e.g DIM Program2\$(30)[3] ! Reserve 30 x 3 byte words for data ENTER 70005 USING \*#.3A\*;Program2\$(\*)

will upload 30 words of program code (or data) from DSP number 0, into array <Program2\$> on the host computer.

Figures 11 and 12 are flow charts of the DSP interface software segments. These correspond to secondary LACS and secondary TACS states of the GPIB.




Fig 12 - <STACS> Program Segment Flowchart

# Reading from and writing to the MC68HC11's SCI via the GPIB.

Typical syntax for reading from the SCI is: ENTER 700 USING \*#,A\*;A\$

Note that this statement will wait until data is received by the SCI. To abort the ENTER statement under program control, a timeout interrupt must be set up by the user.

Typical syntax for writing to the SCI is:

OUTPUT 700: "ABCDEF"

Note that in this implementation, there is no software or hardware handshake associated with the SCI, other than checking the SCI status register.



# BHC11 Absolute Assembler VFreescale Semiconductor, Inc.

										, -		-	
1	A		*****	** GPIBDSP.	.ASC 2	28/10/87	7 *****	****	****	***	****	***	******
2	A		* Interru	ot driven (	GPIB Tal	lker/Lis	stener f	uncti	on				
3	A		*										
4	A		*****	******	*****	*****	*****	****	*****	***	****	***	*****
5	A		*										
6	A		*	HA	ARDWARE	PROTOCO	DL : DSP	ADDR	ESS DE	COD	E HAR	DWA	ARE
7	A		*										
8	A		* The	DSP inter	rface u	ses the	high ad	dress	byte	to	enabl	e t	the required
9	A		* DSI	(s) and dr	rive the	e DSP re	gister :	selec	t line	es H	A2, HA	11 a	and HAO as
10	A		* she	own below:									
11	A		*										
12	A		*		High ad	ddress b	yte :	0,1,M	,51,50	), HA	2,HA1	, HA	10
13	A		*										
14	A		*	M t	bit - I	Master S	Select,	enabl	es all	DSI	Ps si	mul	ltaneously
15	A		*	S1 +	so - s	Select D	SP to b	e ena	bled (	ove	rride	n b	y M bit)
16	A		* HA	2 + HA1 + F	HAO - 5	Select D	SP inte	rnal	addres	s r	egist	er	to be accessed
17	A		*										
18	A		* No	te: The low	w addres	ss byte	is not	used	by the	in	terfa	ice	and therefore
19	A		*			to be s			-				
20	A		*										
21	A		*****	******	*****	*****	*****	****	*****	***	****	***	*****
22	A	0000	PORTA	EQU	0								
23	A	0004	PORTB	EQU	4.								
24	A	0003	PORTC	EQU	3								
25	A	0005	PORTCL	EQU	5								
26	A	0007	DDRC	EQU	7								
27	A	0002	PIOC	EQU	2								
28	A	000C	OC1M	EQU	\$C								
29	A	0021	TCTL2	EQU	\$21								
30	A	0022	TMSK1	EQU	\$22								
31	A	0023	TFLG1	EQU	\$23								
32	A	0024	TMSK2	EQU	\$24								
33	A	0028	SPCR	EQU	\$28								*
34	A	002B	BAUD	EQU	\$2B								
35	A	002C	SCCR1	EQU	\$2C								
36	A	0020	SCCR2	EQU	\$2D								
37	A	002E	SCSR	EQU	\$2E								
38		002F	SCDR	EQU	\$2F								
39	A	A200	DUART	EQU	\$A200								
40	A		*										
41	A		* Workspac	ce									·
42		0000	•	ORG	\$0								
	P 0000	0001	CMDSTAT	RMB	1								
44	P 0001	0001	STATUS	RMB	1								
45	P 0002	0001	ADDR2	RMB	1							•	
46	P 0003	0001	CURRENT	RMB	1								
47	A		*										•
48	A '		* Constan	ts									
49	A	0002	TXDE	EQU	\$02			DSP	status	bi	t mas	k	(Transmit Data Empty)
50		0001	RXDF	EQU	\$01				.,	.,			(Receive Data Full)
51		0018	SPE	EQU	\$18						, <u>.</u>		
52		0019	SPD	EQU	\$19								
53		0020	LAG	EQU	\$20								
54		0040	TAG	EQU	\$40								
55		0060	SCG	EQU	\$60								
56		0020	MLA	EQU	LAG+0								
57		0040	MTA	EQU	TAG+0								
58		0060	MSAL	EQU	SCG+0								



				ļ	rrees	cale Selliicui	iducto	r, ilic.
59	A		0067	MSAH	EQU	SCG+7		
60	A		003F	UNL	EQU	\$3F		
61	A		005F	UNT	EQU	\$5F		
62	A		0001	LADS	EQU	1		
63	A		0002	NTADS	EQU	2		
64	A		0004	SPMS	EQU	4		
65	A		8000	NSADS	EQU	8		
66	A		8000	NIFC	EQU	8		
67	A		0004	PIFC	EQU	4 ·		
68	A		0001	PATN	EQU	1		
69	A		0002	NATH	EQU	2		
70	A		0000	EOS	EQU	0		
71	A		00C4	JT1C3	EQU	\$C4		
72	A		00C7	JTIC2	EQU	<b>\$</b> C7		•
73	A		00FF	USTACK	EQU	\$FF		
74	A		0080	TDRE	EQU	\$80		
75	A		0020	RDRF	EQU	\$20		
76	A			•				•
77				*				
78				*				
79			F800		ORG	\$F800		
80			F800	MAIN	EQU	*		
		F800	8E00FF		LDS	#USTACK	Initialise :	stack
			BDF922		JSR	INIT		V.00.
		F806		IDLE	WAI	•	Wait for AT	M or IEC
84				*			<b></b>	. 0. 1.0.
85			F807	CHDMODE	EQU	*		
		F807	BDF967	G-0.000	JSR	READBYTE	Get command	hyte
		F80A			ANDA	#\$7F	Remove MS B	•
- :		F80C			TAB	wo!!	Kemove HJ B	
		F80D			ANDB	<b>#\$</b> 60		
		F80F			CMPB	#\$60	If SCG then	
		F811			BEQ	SECCHD		
		F813			CMPB	#\$40	else	address field
		F815				CMD1		addaga shaa
			•	•	BNE			address then
		F817			CMPA	#MTA	! If my	talk address then
		F819			BNE	OTA		1- 1: (1.00-0)
			150003		BCLR	CMDSTAT,#(LADS+NTADS)		le listener (LADS=0)
			140008		BSET	•		able talker (NTADS=0)
		F821			BRA	CHOHODE		d clear sec. addr. mode
			14000A	OTA	BSET	CHDSTAT,#(NTADS+NSADS)	! else	idle talker
		F826			BRA	CHDHODE		
		F828		CMD1	CHPA	MLA		my listen address then
		F82A			BNE	CHD2		idle talker &
			14000B		BSET	CHDSTAT,#(LADS+NTADS+N		
		F82F			BRA	CHDMODE		enable listener
		F831		CMD2	CMPA	#UNL	! els	e If unlisten then
106	A	F833	2605		BNE	CHD3		
107	A	F835	150001		BCLR	CHOSTAT,#LADS	•	idle listener
108	A	F838	2000		BRA	CHDHODE		
		F83A		CMD3	CMPA	#MT	i	else If Untalk then
110	A	F83C	2605		BNE	CHD4	!	idle talker
111	A	F83E	14000A	CHD3A	BSET	CHDSTAT,#(NTADS+NSADS)	)	
112	A	F841	20C4		BRA	CHDHODE		
113	A	F843	8118	CH04	CMPA	#SPE		
114	A	F845	2605		BNE	CHD5		
115	A	F847	140004		BSET	CMDSTAT,#SPMS		
116		F84A	2088		BRA	CHDHODE		



		LIGESC	ale Selliicon	ductor, inc.
117 A F84C 811	9 CMD5	CMPA	#SPD	
118 A F84E 260	3	BNE	CMD6	
119 A F850 150	004	BCLR	CMDSTAT,#SPMS	
120 A F853 20B	2 CMD6	BRA	CHDHODE	
121 A	*****	******	**************	******
122 A	*	/SECCMD/ Pr	repares secondary comme	and address to correct format
123 A	*	ar	nd stores it for STACS	or SLACS
124 A	****	*****	**********	*********
125 A F85	5 SECCMD	EQU	*	
126 A F855 150	008	BCLR	CHOSTAT,#NSADS	Enter Sec. address state
127 A F858 845	F	ANDA	#\$5F	Mask off Master Enable bit
128 A F85A 970	2	STAA	ADDR2	Store
129 A F85C 20A	9	BRA	CHDHODE	
130 A	*			
131 A F85	E LACS	EQU	*	
132 A F85E BDF	_	JSR	READBYTE	
133 A F861 BDF	953	JSR	OUTPUT	
134 A F864 20F		BRA	LACS	
135 A	*			
136 A F86	6 TACS	EQU	*	
137 A F866 BDF	_	JSR	INPUT	
138 A F869 BDF		JSR	SENDBYTE	
139 A F86C 20F		BRA	TACS	
140 A				***********
141 A	*	/STACS/ Dat	ta read from DSP and se	ent to GPIB
142 A	*		ne secondary address ma	
143 A	*	•	· ·	ally if the register to be
144 A	*	read is no.	· _ •	ity in the register to be
145 A	*		•	from successive registers until
146 A	*			e next register becomes 5.
147 A	****	•		***********
148 A F86	E STACS	EQU	*	
149 A F86E 960		LDAA	ADDR2	Load in address mask
150 A F870 16	-	TAB		toda III ddai coo mook
151 A F871 C40	7	ANDB	<b>#\$</b> 07	Get register field
152 A F873 C10		CMPB	#\$05	Test B and branch if less than 5
153 A F875 250		BLO	STMISS	(i.e. 0,1,2,3 or 4)
154 A F877 845		ANDA	#\$58	Clear reg. address field
155 A F879 8A0		ORAA	#\$02	Set address to DSP status register
156 A F87B 188		XGDY	# <b>**</b> **********************************	Load address into Y
157 A F87D OE	STLOOP			Allow IFC and ATN interrupts
158 A F87E 181		CLI	0.Y.#RXDF.*	Wait till DSP ready (+delay)
159 A F883 OF	FOOTIFB	BRCLR SEI	U, I, MKAUP, "	wait titt bar leady (*detay)
	Eng ethice		40002	De-land enisinal address into Y
160 A F884 180 161 A F887 18A		LDY LDAA	ADDR2	Re-load original address into Y Read data from DSP
162 A F88A BDF			-	Send to GPIB
163 A F880 960		JSR	SENDBYTE	Get current address mask
164 A F88F 16	12	LDAA	ADDR2	get current address mask
165 A F890 4C		TAB		+ incomme
	13	INCA	40003	+ increment
166 A F891 970		STAA	ADDR2	+ store
167 A F893 840		ANDA	#\$07	Get register no.
168 A F895 260		BNE	STACS	Loop if not last register
169 A F897 C45		ANDB	#\$58 ##05	Clear reg. field of address
170 A F899 CAC		ORAB	<b>#\$05</b>	and set to 5
171 A F89B D70		STAB	ADDR2	Update ADDR2
172 A F89D 200		BRA	STACS	and loop
173 A	****			
174 A	*		ta read from GPIB and	



•	175 A			*	On entry th	e secondary address ma	sk is stored in ADDR2
•	176 A			*	The operati	ng modes is selected b	by the first byte sent from
•	177 A			*	the GPIB:		
•	178 A			*		XXMXXXXA	
•	179 A			*	M - Master	select, when set all D	SPs are written to simultaneously
	180 A			*	A - Auto ac	dress , when set the G	PIB data is automatically routed
	181 A			*	to DSP	registers \$5,\$6,\$7,\$5,	\$6,\$7,\$5,
	182 A			*			s selected, in which alternate bytes
	183 A			*			the DSP target register address then
	184 A		•	*		a to be written.	
	185 A			*****		-	********
	186 A			*			
	187 A		F89F	SLACS	EQU	*	
				SLACS			Cat made hute from CDIP
			BDF967		JSR	READBYTE	Get mode byte from GPIB
		F8A2			TAB	***	<b></b>
		F8A3			ANDB	<b>#\$01</b>	Test auto bit
		F8A5	2731		BEQ	SLNORM	Go to normal mode if clear
	192 A			****	******	******	**********
	193 A			* .	/SLAUTO/ AU	uto address mode	
	194 A			*	Multiple ac	dressing inhibited	
	195 A			*	DSP ready t	testing activated	
	196 A			*****	******	******	************
	197 A	F8A7	D602		LDAB	ADDR2	Get address mask
	198 A	F8A9	C458		ANDB	#\$58	Clear Reg. address field and M bit
	199 A	F8AB	D702		STAB	ADDR2	Replace
	200 A	F8AD	8605	SLAUTO	LDAA	#\$05	•
	201 A	F8AF	9A02		ORAA	ADDR2	Set first address to \$05
	202 A	F881	188F		XGDY		
		F883		SLLOOP	PSHY		and store
			BDF967		JSR	READBYTE	Get a data byte from GPIB
		F888			PSHA		and store
		F889			LDAA	<b>#\$</b> 02	DSP 'ready' esting
		F88B			ORAA	ADDR2	Set address to DSP status register
						ADDKZ	Load address into Y
		F88D			XGDY		
		F88F		SLTL	CLI	A 14 Marian A	Allow ATN and IFC ints.
			181F0002FB		BRCLR	O,Y,#TXDE,*	Wait till DSP ready (+delay)
	211 A	F8C5	OF		SEI		
		F8C6			PULA	•	Retrieve data for DSP
	213 A	F8C7	1838		PULY		Retrieve DSP write address
	214 A	F8C9	18A700		STAA	,Υ	Write data to DSP
	215 A	F8CC	188F		XCDY		Put address into D for processing
	216 A	F8CE	4C		INCA-		Set to next register
	217 A	F8CF	16		TAB		Test for last register in cycle.
	218 A	F800	C407		ANDB	#\$07	(mesk off register field and set flags)
	219 A	F802	188F		XGDY		Address back in Y
		F804			BNE	SLL00P	Continue if not last reg.
		F806			BRA	SLAUTO	Repeat whole cycle
	222		2003	*****			**********
	223			*		Normal data write mod	•
					/ SCHORT/		
	224 /			•		· ·	sed if indicated in mode byte
	225				****	No DSP ready testing	used **************
	226						
	227		F808	SLNORM	EQU	#	Normal write routine
		\ F808			LDAB	#\$60	Prepare as if N bit is set
		F8DA			ANDA	#\$20	Test M bit of mode byte
	230 /	F8DC	2604		BNE	SLNMISS	Miss if M is set
	231 /	F8DE	D602		LDAB	ADDR2	Prepare for M bit clear
	232 /	A F8E0	C458		ANDB	<b>#\$</b> 58	(Clear Reg. field and M bit)



		CCSCE		ductor, inc.
233 A F8E2 D702	SLNMISS	STAB	ADDR2	Update ADDR2
234 A F8E4 BDF967	SLNLOOP	JSR	READBYTE	Get DSP reg. address field
235 A F8E7 8407		ANDA	#\$07	Remove any extra bits
236 A F8E9 9A02		ORAA	ADDR2	Incorporate into address mask
237 A F8EB 188F		XGDY		Put into Y
238 A F8ED BDF967		JSR	READBYTE	Get data
239 A F8F0 18A700		STAA	,Υ	Send to DSP
240 A F8F3 20EF		BRA	SLNLOOP	Start again
241 A	*******			*******
242 A	*			
	*			
243 A			•	
244 A F8F5	SPAS	EQU	*	
245 A F8F5 9601		LDAA	STATUS	Bit 6 in STATUS must be set if service requested
246 A FUF7 BDF984		JSR	SENDBYTE	
247 A F8FA 20F9		BRA	SPAS	
248 A	*			
249 A F8FC	SENDSTRG	EQU	<b>,*</b>	
250 A F8FC 18A600	SSTRG1	LDAA	<b>,</b> Y	
251 A F8FF BDF984		JSR	SENDBYTE	
252 A F902 1808		INY		
253 A F904 81F5		CMPA	#\$F5	(=OA):ACCA is inverted by SENDBYTE
254 A F906 26F4		BNE	SSTRG1	
255 A F908 39		RTS		·
256 A	*			
257 A F909	WAIT	EQU	•	•
258 A F909 1809	WAIT1	DEY		
259 A F908 26FC		BNE	WAIT1	
260 A F900 39		RTS		
261 A	*			
262 A F90E 18CE000A	ABORT	LDY	#10	
263 A F912 1D23FD		BCLR	TFLG1,X,#\$FD	Clear I/C 2 flag only
264 A F915 80F2		BSR	WAIT	
265 A F917 1F000206		BRCLR	PORTA,X,#\$2,ABORTEX	Wait to see if IFC glitch only
266 A F91B 8E00FF		LDS	#USTACK	If IFC line still asserted then
267 A F91E 7EF800				! reset stack &
	ADODTEV	JMP	MAIN	re-start,
268 A F921 3B	ABORTEX	RTI		else return.
269 A	*	•		
270 A F922				
	INIT	EQU	•	
271 A F922 OF	INIT	SEI		Disable interrupts.
271 A F922 OF 272 A F923 CE1000	INIT	SE I LDX	# #\$1000	Disable interrupts.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A	INIT	SEI		Disable interrupts.
271 A F922 OF 272 A F923 CE1000	INIT	SE I LDX	#\$1000	Disable interrupts.  Set talker & listener to idle states.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A	INIT	SEI LDX LDAA	#\$1000 #(NTADS+NSADS)	•
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700	INIT	SEI LDX LDAA STAA	#\$1000 #(NTADS+NSADS) CHDSTAT	Set talker & listener to idle states.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01	INIT	SEI LDX LDAA STAA JSR	#\$1000 #(NTADS+NSADS) CHOSTAT IDLEBUS	Set talker & listener to idle states.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623	INIT	SEI LDX LDAA STAA JSR LDAA	#\$1000 #(NTADS+NSADS) CHOSTAT IDLEBUS TFLG1,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723	INIT	SEI LDX LDAA STAA JSR LDAA STAA	#\$1000 #(NTADS+NSADS) CHDSTAT IDLEBUS TFLG1,X TFLG1,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA	#\$1000 #(NTADS+NSADS) CNDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN)	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA	#\$1000 #(NTADS+NSADS) CMDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA	#\$1000 #(NTADS+NSADS) CMDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA	#\$1000 #(NTADS+NSADS) CHDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt,
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA STAA CLR	#\$1000 #(NTADS+NSADS) CNDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt,
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F938 6F0C 283 A F938 6F24 284 A F930 6F28	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA STAA CLR CLR CLR	#\$1000 #(NTADS+NSADS) CNDSTAT IDLEBUS TFLG1,X #(PIFC+PATN) TCTL2,X #3 TMSK1,X OC1M,X TMSK2,X SPCR,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt,
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C 283 A F93B 6F24 284 A F93D 6F28 285 A F93F CC300C	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA STAA CLR CLR CLR LDD	#\$1000 #(NTAD\$+N\$AD\$) CND\$TAT IDLEBUS TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X \$PCR,X #\$300C	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt, and disable all others.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C 283 A F938 6F24 284 A F930 6F28 285 A F93F CC300C 286 A F942 6F2C	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA CLR CLR CLR CLR CLR CLR	#\$1000 #(NTADS+NSADS) CHDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X SPCR,X #\$300C SCCR1,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt, and disable all others.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C 283 A F93B 6F24 284 A F93D 6F28 285 A F93F CC300C 286 A F942 6F2C 287 A F944 E72D	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA CLR CLR CLR CLR CLR CLR STAB	#\$1000 #(NTADS+NSADS) CMDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X SPCR,X #\$300C SCCR1,X SCCR2,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt, and disable all others.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C 283 A F938 6F24 284 A F930 6F28 285 A F93F CC300C 286 A F942 6F2C 287 A F944 E72D 288 A F946 A72B	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA CLR CLR CLR CLR CLR CLR STAB STAB	#\$1000 #(NTADS+NSADS) CHDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X SPCR,X #\$300C SCCR1,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt, and disable all others.
271 A F922 OF 272 A F923 CE1000 273 A F926 860A 274 A F928 9700 275 A F92A BDFA01 276 A F92D A623 277 A F92F A723 278 A F931 8605 279 A F933 A721 280 A F935 8603 281 A F937 A722 282 A F939 6F0C 283 A F93B 6F24 284 A F93D 6F28 285 A F93F CC300C 286 A F942 6F2C 287 A F944 E72D	INIT	SEI LDX LDAA STAA JSR LDAA STAA LDAA STAA LDAA CLR CLR CLR CLR CLR CLR STAB	#\$1000 #(NTADS+NSADS) CMDSTAT IDLEBUS TFLG1,X TFLG1,X #(PIFC+PATN) TCTL2,X #3 TNSK1,X OC1N,X TMSK2,X SPCR,X #\$300C SCCR1,X SCCR2,X	Set talker & listener to idle states.  Release STRA,RFD & DAC (Also disables I/O buff)  Clear all flags and enable interrupt on ATN assertion.  Enable IC3,IC2 interrupt, and disable all others.

it for data med in char mable IFC and ATN interrupts en ready, send char and How ATN, IFC or T/O interruptions. ke sure RFD is asserted. it for DAV (when RFD de-asserted) itch STRB (low) to DAC line. t up detection of DAV de-assertion. Inibit interruptions until data checked ad data and assertDAC, d invert data, d wait for DAV to go false. itch STRB (low) to RFD line set DAV neg detection, d return with data in ACCA. it for RFD assertion, then send ta to listener, with DAV asserted. itch DAC to STRA, d wait for DAC assertion. II STRA low. lect non-handshake mode clear STAF without re-asserting DAV -select handshake mode. connect STRA to RFD, d release STRA before -turning with STAF set if RFD asserted ATN asserted then

Now ATN and IFC interrupts

make sure RFD is de-asserted until all registers are configured. Set up input handshake mode




•			ale Semicon	
9 A F9AF C606				! enable interrupt on
350 A F9B1 E721			TCTL2,X	! deassertion of ATN,
351 A F9B3 18CEF807			<b>FCHDHODE</b>	! Get required return address
352 A F9B7 203E			SRVEXIT	! and go there.
353 A F989 C605			•	else enable interrupt on
354 A F9BB E721				! assertion of ATN
355 A F98D 13000110	Bi		CHOSTAT,#LADS,TALKER	
356 A F9C1 13000806	BI		CMDSTAT,#NSADS,LISTENZ	! If not sec. listener then
357 A F9C5 18CEF85E	Ц	DY a	FLACS	! enter LACS state,
358 A F9C9 202C			SRVEXIT	
359 A F9CB 18CEF89F	LISTEN2 LI	DY a	<b>I</b> SLACS	! else enter SLACS state.
360 A F9CF 2026	_	RA S	SRVEXIT	
361 A	*			
362 A F9D1 1200021C			CHOSTAT,#NTADS,NOADRD	
363 A F905 804B				! enable buffer for output
364 A F9D7 12000410			• . •	! if not serial poll mode then
365 A F9DB 13000806			CMDSTAT,#NSADS,TALKER2	•
366 A F9DF 18CEF866			FTACS	! addressed, then enter
367 A F9E3 2012			wama	primary TACS
368 A F9E5 18CEF86E				! else
369 A F9E9 200C				enter secondary TACS
370 A F9EB 18CEF8F5				! else activate serial poll
371 A F9EF 2006			SRVEXIT	
372 A F9F1 8D0E				! else go to idle mode
373 A F9F3 18CEF806			FIDLE	
374 A F9F7 1D23FE				Clear interrupt flag generated by ATN
375 A F9FA 8E00FF			PUSTACK	Reset user stack
376 A F9FD 183C		SHY		
377 A F9FF 0E		LI		
378 A FA00 39		TS		! and return.
379 A	*	<b></b>	_	
380 A FA01			*	
381 A FA01 CC1211				Select handshake mode, to prevent STRB pulses
382 A FA04 E702				when writing to PORTB. Select +ive STRB.
383 A FA06 A704				Disable bus driver, and de-assert STRB.
384 A FA08 6C04			PORTB,X	Now release RFD & DAC, by selecting talker mode
385 A FAOA 39	K:	TS		
386 A			•	
387 A FA08				A.A. A
388 A FAOB 6F07			, •	Set PortC to input.
389 A FAOD 100407				Connect DAC to STRB, select input buffer mode.
390 A FA10 C610				Select -ive STRA, -ive STRB,
391 A FA12 E702			*	full i/p handshake mode.
392 A FA14 E602			PIOC,X	Mala and Aman to de accessed
393 A FA16 1C0410				Make sure STRB is de-asserted
394 A FA19 1D0410			• •	by toggling STRA
395 A FA1C E602			•	Do dummy read, to prepare for STAF clearing,
396 A FA1E 1D0408			PORTB,X,#8	before connecting RFD to STRB (low).
397 A FA21 39	*	TS		
398 A 5422		~: ·	•	Enternal with data 9 handshaka lines in listanon and
399 A FA22			<b></b>	Entered with data & handshake lines in Listener mode
400 A FA22 1D040A			PORTB,X,#SOA	Route RFD to STRA.
401 A FA25 1C0410			• •	Pull STRA low, to deassert STRB.
402 A FA28 C608				Select non-handshake mode, +ive STRA, +ive STRB
403 A FAZA E702			PIOC,X	Abon and Block Books in the
404 A FA2C E602			PIOC,X	then read PIOC & PORTCL in turn,
405 A FAZE E605			•	to clear STAF without asserting STRB.
406 A FA30 1C0210	B:	SET I	PIOC,X,#\$10	Now select full output handshake mode.

435 A

END



			•
407 A FA33 1C0405	BSET	PORTB,X,#5	Connect RFD to STRA,STRB to DAV,enable o/p buffer
408 A FA36 C6FF	LDAB	#\$FF	
409 A FA38 E707	STAB	DDRC,X	Then put PortC in output mode
410 A FA3A 100410	BCLR	PORTB,X,#\$10	& release STRA.
411 A FA3D 39	RTS		Exit with STAF set only if RFD asserted.
412 A	*		
413 A FA3E	NULLSRY EQU	•	This service routine should never be executed,
414 A FA3E 3B	RTI		as all unused interrupts are disabled.
415 A	*		
416 A FA3F	ILLOPSRV EQU	•	
417 A FA3F CF	STOP		Stop processor if there's a problem with code.
418 A FA40 7EFA3F	JMP	ILLOPSRV	Just in case.(Should never be executed).
419 A	*		
420 A	* Interrup	t vector assignments	
421 A	*		
422 A FFEA	ORG	\$FFEA	
423 A FFEA F9A5	FDB	ATNSRV	I/P capture 3
424 A FFEC F90E	FDB	ABORT	I/P capture 2
425 A FFEE FASE	FDB	NULLSRV	I/P capture 1
426 A FFFO FASE	FDB	NULLSRV	Real time interrupt
427 A FFF2 FA3E	FDB	NULLSRV	IRQ
428 A FFF4 FASE	FDB	NULLSRV .	XIRQ
429 A FFF6 FASE	FDB	NULLSRV	SVI
430 A FFF8 FA3F	FDB	ILLOPSRV	Illegal opcode trap
431 A FFFA FASE	FDB	NULLSRV	COP timeout
432 A FFFC FASE	FDB	NULLSRV	Clock monitor failure
433 A FFFE F800	FDB	MAIN	
434 A	*		









### How to Reach Us:

### **Home Page:**

www.freescale.com

#### E-mail:

support@freescale.com

## **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

# Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

# For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does guarantee regarding the suitability of its products for any particular purpose, not does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

